A PWM ZVS High-Frequency-Link Three-Phase Inverter with T-type NPC Unfolder

Anirban Pal, Student Member, IEEE, Kaushik Basu, Senior Member, IEEE

Abstract—In this paper a pulse width modulated (PWM) single-stage high frequency link (HFL) three-phase DC-AC converter is proposed for grid integration of solar and fuel cell based energy sources. On the DC side, the converter has three half-bridge legs which are zero-voltage switched (ZVS) over the entire line cycle without using any additional snubber circuit. On the AC side, two diode bridge rectifiers and one neutral point clamped (NPC) T-type three-level inverter are employed. The active switches in NPC inverter are switched either at line frequency or twice of it, incurring negligible switching loss. Modulation ensures soft commutation in the diode bridges. The high frequency galvanic isolation provides high power density, low cost converter solution. The converter operation is analysed in detail and verified on a 2 kW hardware prototype.

Index Terms—Phase shift modulation, DC-AC power conversion, high frequency link, zero voltage switching, three-phase unfolder, NPC T-type three-level inverter, single-stage power conversion

I. INTRODUCTION

SINGLE-stage high frequency link (HFL) DC-AC converters are becoming attractive solution for applications like grid integration of renewable energy sources [1]–[3], power train in electric and hybrid vehicle [4], battery based storage system [5], UPS [6] etc. These compact, high power density and low cost converters employ high frequency galvanic isolation instead of conventional line frequency transformers which are bulky and costly. These converters also avoid use of bulky interstage DC link filter capacitor and thus reduce overall filtering requirements and increase the system reliability.

The single-stage three-phase HFL inverter topologies discussed in literature can be broadly classified into two categories- resonant and PWM type. In [7], a three-phase bidirectional DC-AC converter is presented. It has two isolated dual-bridge series resonant converters (DBSRC) followed by a three-level unfolder. The dual bridge series resonant converter has following problems- high circulating current, load dependency of voltage gain and constant frequency duty modulation resulting in limited range of soft-switching [8]. To reduce tank current, [7] employs complex minimum current trajectory (MCT) technique. Small DC link filter capacitors are used to filter out the switching frequency components.

The PWM single-stage HFL converters are of two types- cyclo-converter type HFL (CHFL) [9]–[11] and rectifier type HFL (RHFL) [12], [13]. In a CHFL topology, high frequency (HF) AC is generated from DC input using H-bridge and is fed to HFT. In the secondary, cyclo-converter is used to get line frequency AC from HF AC. The operation of the cyclo-converter can be divided in two parts- first rectification of HF AC and then line frequency inversion [14]. In a RHFL topology, instead of using a cyclo-converter, a rectifier followed by a voltage source inverter (VSI) is used in the secondary. Here intermediate DC link is pulsating.

Unidirectional PWM RHFL DC-3ϕ AC converter topologies [15]–[20] are becoming popular in applications like grid integration of PV, fuel cell where the power flow is unidirectional (from source to grid). But in case of large scale PV plant, reactive power support with power factor ± 0.9/0.95 is essential at the grid end [21]. The unidirectional topologies can be broadly classified in two categories based on the ability to support limited amount (±0.866 PF) of reactive power at the AC port.

In [15]–[18], the presented topologies can support up to ±0.866 power factor load. These converters employ a hybrid modulation strategy. In [15]–[17], the AC side 3ϕ VSI is high frequency switched only for one third of the line cycle thus reducing the switching loss of the converter. In [15], the DC side high frequency inverter is also soft switched. In [18], the secondary has a three level NPC inverter where the active switches are high frequency switched for one sixth of the line cycle. The DC side converter is hard-switched and additional snubber circuits are used for transformer leakage energy commutation.

The topologies in [19], [20] can support only UPF load and require additional shunt compensator to support any reactive power demand by the load. Here all the active switches in the AC side are line frequency switched. But the high frequency switched DC side converters are partially soft-switched.

This paper introduces a unidirectional PWM high frequency link DC- 3ϕ AC converter (in Fig. 1) which can support up to ±0.866 power factor operation. All active switches in the AC side NPC T-type three-level unfolder are low frequency (LF) switched, incurring negligible switching loss. Modulation strategy ensures zero voltage switching (ZVS) of all six active switches in the DC side bridge over complete line cycle without additional snubber. The proposed converter with suggested modulation scheme has following additional features. (i) PWM is implemented in the DC side bridge. (ii) The secondary diode bridges are soft commutated. (iii) Intermediate three level DC link is pulsating and does not

Manuscript received March 12, 2019; revised June 15, 2019 and August 22, 2019; accepted September 1, 2019. This work was supported by Department of Science and Technology, Government of India under the project titled “Development of an advanced System-On-Chip (SoC) based embedded controller for power electronic converters”. (Corresponding author: Anirban Pal).

The authors are with the Department of Electrical Engineering, Indian Institute of Science, Bangalore 560012, India. (e-mail: anirbanp@iisc.ac.in; kbasu@iisc.ac.in).
require any DC filter capacitor. (iv) High frequency galvanic isolation results in compact, low cost converter solution.

The organisation of this paper is as follows. The converter structure is described in section II. In section III modulation strategy is discussed. The steady state operation of the converter over a switching cycle along with soft-switching conditions are presented in section IV. Key experimental results are presented in section V. Converter power loss and measured efficiency are shown in section VI. Topology comparison is presented in section VII.

II. PROPOSED INVERTER

The proposed inverter is shown in Fig. 1. In the DC side converter (DSC), a full bridge, $S_{A1} - S_{B2}$ along with a half bridge leg, $S_1 - S_2$ are employed. The output of the full-bridge ($S_{A1} - S_{B2}$) is fed to two high frequency transformers (HFT), $T_{r1}$ and $T_{r2}$ with turns ratio $n : 1$. The primary windings of $T_{r1}$ and $T_{r2}$ are connected in series and the common point is shorted with the pole ($N$) of $S_1 - S_2$. The secondary windings of $T_{r1}$ and $T_{r2}$ are connected to two diode-bridge rectifiers $D_1 - D_4$, $D_5 - D_8$ respectively. The output terminals of the diode-bridges are connected in series. A three-level T-type neutral point clamp (NPC) 3φ inverter is used to generate the line frequency AC voltages from the rectifier output. The converter is connected to a balanced 3φ voltage source through filter inductors $L_f$ as shown in Fig. 1.

III. MODULATION STRATEGY

![Fig. 2: Switching states of NPC inverter](image)

The pole $a$ can be connected to the nodes $p$, $o$ and $q$ through the NPC inverter leg $a$ ($Q_{ap}$, $Q_{ao}$, $Q_{aq}$) (see Fig. 1). The switching state of the NPC inverter, $(pqo)$, implies the pole $a$ is connected to $p$, leg $b$ to $q$ and leg $c$ to $o$, i.e. $Q_{ap}$, $Q_{aq}$, $Q_{co}$ are ON. To generate balanced three-phase average line to line voltages, $\overline{v}_{ab} = \sqrt{3}V_{pk} \sin(\omega t + \theta)$, $\overline{v}_{bc} = \sqrt{3}V_{pk} \sin\left(\theta - \frac{2\pi}{3}\right)$ and $\overline{v}_{ca} = \sqrt{3}V_{pk} \sin\left(\theta + \frac{2\pi}{3}\right)$ with angular frequency $\omega = \frac{2\pi}{T}$, the operation of the converter is divided into six equal sectors over a line cycle, $\theta \in [0, 2\pi]$, as shown in Fig. 2. In each sector, the two line-line voltages with non-maximum magnitudes are plotted with respect to (w.r.t) a common phase (see Fig. 2) e.g. $\overline{v}_{ac}$ and $\overline{v}_{bc}$ in sector 2. Here $c$ is the common phase and w.r.t $c$, $\overline{v}_{ac} > 0$ and $\overline{v}_{bc} < 0$. In sector 2, the average rectifier output voltages are $\overline{v}_{po} = \overline{v}_{ac}$ and $\overline{v}_{oq} = \overline{v}_{bc}$ as shown in Fig. 2. Hence, in this sector, the common phase $c$ should be connected to node $o$ and phase $a$ and $b$ should be connected to nodes $p$ and $q$ respectively through the NPC inverter legs. Thus the switching state of the NPC inverter in sector 2 is $(pqo)$. Similarly, the switching states in other sectors can be obtained and are shown in Fig. 2. As the switching states are changed at the beginning of each sector and remain same throughout a sector, the NPC inverter is low frequency switched incurring negligible switching loss. Following the switching states, two quadrant switches ($Q_{ap} - Q_{aq}$) are line frequency switched and the four quadrant switches ($Q_{ao} - Q_{co}$) are switched at twice of the line frequency.

The DSC is phase shift modulated (PSM) to generate average rectifier output voltages $\overline{v}_{po} = \frac{m_{po}V_{dc}}{n}$ and $\overline{v}_{oq} = \frac{m_{oq}V_{dc}}{n}$. $m_{po}$ and $m_{oq}$ are the modulation signals as shown in...
employing comparators and logic gates as shown in Fig. 4. The gating signals of the DSC are generated by modulated (PWM) high frequency AC voltages respectively. The control circuit of the proposed converter is shown in Fig. 2 with peak \( \frac{M}{V_{dc}} = 1.5 \). The modulation strategy over a switching cycle \( T_s \) is shown in Fig. 3. \( F \) is a high frequency (HF) square wave signal with period \( T_s \) and 50% duty ratio. \( T_s \) is considered to be flux balance cycle of the HFTs. A unity magnitude, unipolar saw-tooth carrier \((C)\) with period \( T_s \) is aligned with \( F \) is considered. Two switches in each half-bridge leg of the DSC are complementary switched with a dead time to avoid short circuit of the DC source, \( V_{dc} \). In each sector. Let us consider sector 2, where \( D_1 - D_4 \) and \( D_5 - D_8 \) rectify the high frequency AC and generate pulsating DC voltages \( v_{po} \) and \( v_{oq} \) with required average \( \bar{v}_{po}, \bar{v}_{oq} \) respectively. The control circuit of the proposed converter is shown in Fig. 4. The controller gives the three phase reference voltage signals \( v_{ab,ref} = \frac{\tau_{ab} + \tau_{an}}{2}, v_{bc,ref} \) and \( v_{ca,ref} \). Using the reference voltages, the sector signals can be generated. Using sector informations and voltage references, gating pulses of NPC inverter and the modulations signals \( m_{po} \) and \( m_{oq} \) are obtained. The gating signals of the DSC are generated by employing comparators and logic gates as shown in Fig. 4.

Fig. 5 shows the properly filtered, ripple free line currents \( i_a = I_{pk} \sin \left( \theta - \frac{\pi}{6} \right) \), \( i_b = I_{pk} \sin \left( \theta - \frac{5\pi}{6} \right) \) and \( i_c = I_{pk} \sin \left( \theta + \frac{\pi}{2} \right) \) for unity power factor (UPF) operation of the converter. \( i_p \) and \( i_q \) \( i_p = -i_d = I_{pk} \sin \left( \theta - \frac{\pi}{6} \right) \) and \( i_q = -i_b = I_{pk} \sin \left( \theta + \frac{\pi}{6} \right) \). Similarly, in other sectors \( i_a \) and \( i_b \) can be defined. As seen in Fig. 6, \( i_p \) and \( i_q \) have maximum values of \( I_{pq,\max} = I_{pk} \) and minimum values of \( I_{pq,\min} = 0.5I_{pk} \). Fig. 5 also shows the waveform of \( (i_p + i_q) \) with maximum value \( I_{(p+q)\max} = \sqrt{3}I_{pk} \) and minimum value \( I_{(p+q)\min} = 1.5I_{pk} \) respectively.

Due to diode bridges, \( i_p \) and \( i_q \) have to be positive instantaneously, in each sector. Let us consider sector 2, where \( i_p = i_a \) and \( i_q = -i_b, \bar{V}_{ab}, \bar{V}_{an}, \bar{V}_{bn}, \bar{T}_a \) and \( T_b \) are the phasor quantities of \( v_{ab}, v_{an}, v_{bn}, i_a \) and \( i_b \) respectively. As seen in Fig. 6, in sector 2 (S-2), \( i_p \) becomes negative, if \( i_a \) lags more than 30° and \( i_q < 0 \), if \( i_b \) leads more than 30°. Which cannot be supported by the diode bridges. Due to waveform symmetry, similar observations can be made in other sectors also. Thus the converter can support up to ±30° leading and lagging power factor operation.

IV. STEADY STATE OPERATION AND SOFT-SWITCHING

The converter operation at UPF, over one switching cycle \( T_s \), is described in detail when the converter is in sector 1. In other sectors, similar switching strategy is followed. In the analysis, DSC device capacitances \( (C) \) and the leakage inductions (seen from primary) \( L_{ik_1}, L_{ik_2} \) of \( Tr_1 \) and \( Tr_2 \) respectively are considered. Considering the leakage inductions of the transformers are of same order, \( L_{ik_1} \approx L_{ik_2} = L_{ik} \). The DSC active switches are zero voltage switched (ZVS) over complete line cycle \( (T_o) \). ZVS is achieved using \( C_s \)
and $L_{lk}$. Following the switching state in sector 1, the NPC inverter switches $Q_{ao}$, $Q_{bq}$ and $Q_{cp}$ are kept ON (see Fig. 2).

Hence, $i_p = i_c = I_{pk} \cos \theta$ and $i_q = -i_b = I_{pk} \sin \left(\theta + \frac{\pi}{6}\right)$.

As the switching state of the NPC inverter remains same over the sector, it can be replaced by two current sinks $I_p$ and $I_q$ at the rectifier output stage (see Fig. 8a). $I_p$ and $I_q$ are the rectifier output currents, $i_p$, $i_q$, respectively, over $T_s$ and can be considered as constant current sinks, if $i_{a,b,c}$ are properly filtered with negligible ripple. In the following analysis $I_p > I_q$ is considered ($\theta \in [0, \frac{\pi}{6}]$). Thus $m_{po} > m_{oq}$ as seen in Fig. 2. The analysis will be similar in the other half of the sector 1, when $I_p < I_q$. What follows is a detailed description of the switching process of the DC side bridge and current commutation of AC side diode bridges in one half of the switching cycle. In the other half cycle, circuit evolves in similar fashion. Fig. 7 presents key waveforms during switching transitions.

**A. Mode I ($t_0 < t < t_1$ Fig. 8)**

$S_1$, $S_{A2}$ and $S_{B2}$ are conducting in the DSC. $V_{dc}$ is applied across HFT primary terminals $NA$ and $NB$. In the secondary, $D_2$, $D_3$ and $D_5$, $D_6$ are conducting $I_p$ and $I_q$ respectively. Reflected transformer primary currents $i_{A,B}$ are shown in Fig. 7. $i_A = -\frac{I_p}{n}$, $i_B = -\frac{I_q}{n}$ and $i_N = \frac{I_p - I_q}{n}$. Equivalent circuit is shown in Fig. 8a. The voltage polarity and current directions indicate the active power transfer from DC source to load through both the transformers and diode bridges.

**B. Mode II ($t_1 < t < t_2$ Fig. 9)**

At $t_1$, $S_{B2}$ is turned OFF. Due to $C_s$ voltage across $S_{B2}$ changes slowly which reduces turn OFF loss. $i_B$ starts charging the capacitance across $S_{B2}$ and discharging the capacitance across $S_{B1}$. The equivalent circuit is shown in Fig. 9b. The voltage dynamics across $S_{B1} - S_{B2}$ can be described by (1).

$$v_{S_{B1}} = V_{dc} - \frac{I_q}{2nC_s}(t - t_1)$$

At $t_2$, $v_{S_{B1}} = 0$. The anti-parallel diode across $S_{B1}$ is forward biased.

**C. Mode III ($t_2 < t < t_3$ Fig. 10)**

At $t_3$, $S_{B3}$ is turned OFF. Due to $C_s$ voltage across $S_{B3}$ changes slowly which reduces turn OFF loss. $i_B$ starts charging the capacitance across $S_{B3}$ and discharging the capacitance across $S_{B2}$. The equivalent circuit is shown in Fig. 10a. The voltage polarity and current directions indicate the active power transfer from DC source to load through both the transformers and diode bridges.
The anti-parallel diode of $S_{B1}$ is conducting. The primary terminals $N$, $B$ of $T_{R2}$ is shorted. In this mode, no active power is transferred from source to load through $T_{R2}$ and the diode bridge $D_{5} - D_{8}$. The voltage across $NA$ is $V_{dc}$. Active power is transferred from source to load through $T_{R1}$ and diode bridge $D_{1} - D_{4}$. Equivalent circuit is shown in Fig. 10b. Gating pulse of $S_{B1}$ is applied in this mode to achieve ZVS turn ON of $S_{B1}$ when the anti-parallel diode is conducting. To achieve ZVS turn ON of $S_{B1}$ the dead time ($DT_{B}$) between the gating signals of $S_{B1} - S_{B2}$ is given in (2).

$$DT_{B} \geq \frac{2nC_{s}V_{dc}}{I_{q}}$$

(2)

$\frac{2nC_{s}V_{dc}}{I_{q}}$ is maximum when $I_{q}$ is minimum i.e. $I_{q} = I_{pq,min} = 0.5I_{pk}$ at $\theta = 0$. So, to achieve ZVS turn ON through out the line cycle $DT_{B} \geq \frac{2nC_{s}V_{dc}}{4nC_{s}V_{dc}}$.

D. Mode IV ($t_{3} < t < t_{4}$)

At $t_{3}$, $S_{A2}$ is turned OFF. Due to device capacitance the voltage across $S_{A2}$ changes slowly thus reduces turn OFF loss. In this mode the circuit dynamics is similar as discussed in Mode II. At the end of this mode the anti-parallel diode of $S_{A1}$ is forward biased.

E. Mode V ($t_{4} < t < t_{5}$ Fig. 11)

At $t_{4}$, the anti-parallel diode of $S_{A1}$ is conducting. Now both transformer primaries are shorted by $S_{1}$ and anti-parallel diodes of $S_{A1,B1}$. The converter is in zero state and no active power is transferred from DC source to load. The equivalent circuit is shown in Fig. 11b. Gating signal of $S_{A1}$ is applied in this state to ensure ZVS turn ON. Like $S_{B1} - S_{B2}$, dead time between the gating signals of $S_{A1} - S_{A2}$ should be $DT_{A} \geq \frac{2nC_{s}V_{dc}}{I_{q}}$.

F. Mode VI ($t_{5} < t < t_{6}$ Fig. 12)

At $t_{5}$, $S_{1}$ is turned OFF. The device capacitance helps to reduce turn OFF loss by slowing down the rise of voltage across $S_{1}$. The pole current $i_{N}$ starts charging the capacitance across $S_{1}$ and discharging the capacitance across $S_{2}$. Appeared voltage polarity across $NA$ and $NB$ forward bias $D_{1}, D_{4}$ and $D_{6}, D_{7}$. Secondary windings of $T_{R1}$ and $T_{R2}$ are shorted through diode bridges. The equivalent circuit is shown in Fig. 12b. The transition can be described by (3).

$$i_{A} + i_{B} + i_{N} = 0$$
$$v_{S_{1}} + v_{S_{2}} = V_{dc}$$
$$C_{s}(dv_{S_{1}}/dt - dv_{S_{2}}/dt) = i_{N}$$

(3)

Equation (3) is solved with initial conditions $v_{S_{1}}(t_{5}) = 0, i_{N}(t_{5}) = (I_{p} + I_{q})$, $i_{A}(t_{5}) = - (I_{p})$ and $i_{B}(t_{5}) = - (I_{q})$.

The voltage across $S_{1}$, $v_{S_{1}}$, and currents are given in (4).

$$v_{S_{1}}(t) = \frac{\omega_{r}L_{ik}(I_{p} + I_{q})}{2n} \sin \omega_{r}(t - t_{5})$$
$$i_{N}(t) = \frac{I_{p} + I_{q}}{n} \cos \omega_{r}(t - t_{5})$$
$$i_{A}(t) = - \frac{I_{p} + I_{q}}{n} + \frac{I_{p} + I_{q}}{n} (1 - \cos \omega_{r}(t - t_{5}))$$
$$i_{B}(t) = - \frac{I_{p} + I_{q}}{n} + \frac{I_{p} + I_{q}}{n} (1 - \cos \omega_{r}(t - t_{5}))$$

(4)

Where $\omega_{r} = \frac{1}{\sqrt{L_{ik}C_{s}}}$. This mode ends at $t_{6}$ when $v_{S_{1}} = V_{dc}$ and $v_{S_{2}} = 0$. From (4), to completely charge $C_{s}$ across $S_{1}$ to $V_{dc}$, following condition needs to be satisfied: $(I_{p} + I_{q}) \geq \frac{2nV_{dc}}{\omega_{r}L_{ik}}$. Otherwise, the circuit enters into a resonating oscillation mode and results in hard turn ON of $S_{2}$. As seen in Fig. 5, the minimum value of $(I_{p} + I_{q})$ over a line cycle is $I_{min} = 1.5I_{pk}$. So, the condition on $I_{pk}$ is given in (5).

$$I_{pk} \geq \frac{4nV_{dc}}{3\omega_{r}L_{ik}}$$

(5)

G. Mode VII ($t_{6} < t < t_{7}$ Fig. 13)

After $t_{6}$, the anti-parallel diode across $S_{2}$ starts conducting $i_{N}$. To achieve ZVS ON, gating pulse of $S_{2}$ is applied when the anti-parallel diode is conducting. The dead time $DT_{N}$ between the gating pulses of $S_{1} - S_{2}$ should satisfy (6).

$$DT_{N} \geq (t_{6} - t_{5})_{max} = \frac{1}{\omega_{r}} \sin^{-1} \left( \frac{4nV_{dc}}{3\omega_{r}L_{ik}I_{pk}} \right)$$

(6)
The equivalent circuit in this mode is shown in Fig. 13b. The primary currents, \( i_A \) and \( i_B \) are changed linearly. \( i_{A,B,N} \) are given in (7).

\[
\begin{align*}
\dot{i}_A &= i_A(t_6) - \frac{V_{dc}}{L_{lk}}(t - t_6) \\
\dot{i}_B &= i_B(t_6) - \frac{V_{dc}}{L_{lk}}(t - t_6) \\
\dot{i}_N &= i_N(t_6) - \frac{2V_{dc}}{L_{lk}}(t - t_6)
\end{align*}
\] (7)

In the secondary, current changes linearly between diode pairs \((D_{1,4}), (D_{2,3})\) and \((D_{5,8}), (D_{6,7})\). Current through \( D_5 \) and \( D_6 \) are shown in Fig. 7. As \( S_2, S_{A1,B1} \) are ON, \( i_A, i_B \) and \( i_N \) can change their direction and build up in the opposite directions.

At \( t_7 \), when \( i_B = \frac{I_p}{n} \), this mode ends.

H. Mode VIII \((t_7 < t < t_8 \text{ Fig. 14})\)

\( D_5 \) and \( D_8 \) are reverse biased and stop conducting whereas \( D_6 \) and \( D_7 \) are conducting \( I_q \). The equivalent circuit is shown in Fig. 14b. \( i_A \) and \( i_N \) changes linearly with slope \( \frac{1}{L_{nk}} \). At \( t_8 \), \( i_A = \frac{I_p}{n}, i_N = -\frac{I_p}{n} \) and this mode ends.

I. Mode IX \((t_8 < t < t_9 \text{ Fig. 15})\)

After \( t_8 \), \( D_2, D_3 \) are reverse biased. \( D_1 \) and \( D_4 \) conduct \( I_p \). In the primary, \( S_2, S_{A1} \) and \( S_{B1} \) are conducting. The converter is in next active state. Active power is transferred from DC source to load through both the transformers and the diode bridges. The equivalent circuit is shown in Fig. 15b. The circuit condition is similar as in Mode I.

J. Estimation of ZVS bounds of the DSC

During the switching transitions of leg \( A \) and \( B \), the pole currents \( i_{A,B} \) do not change direction. Whereas the pole current \( i_N \) changes its direction during the switching transition of \( S_{1,2} \). Which puts a strict upper limit on dead time \( (DT_N) \) to achieve ZVS turn ON of \( S_{1,2} \). What follows is a procedure to find out the upper limit of \( DT_N \). Let, \( R = \frac{V_{pk}}{P_{pk}}, R_o = \frac{L_{lk}}{C_s} \) and \( x' = \frac{2R}{R_o} \). As in Fig. 7, \( i_N(t_5) = \frac{L_2}{L_1} \). The minimum value of \( I_p + I_q \) is \( 1.5I_{pk} \) (at \( \theta = 0 \) and \( \frac{\pi}{2} \) in sector 1, Fig. 5). Hence \( i_N(t_5)_{min} = \frac{1.5I_{pk}}{n} \). Using (4), \( i_N(t_6)_{min} = \frac{1.5I_{pk}}{n}\sqrt{1 - x'^2} \). It can be shown that, \( i_N \) falls to zero at \( t_Z \) with a slope \( \frac{2V_{dc}}{L_{lk}} \). Hence, \( (t_Z - t_6)_{min} = \frac{I_{pk}}{2V_{dc}}i_N(t_6)_{min} \). From (6), \( \theta = 0 \) and \( \frac{\pi}{3} \) in sector 1, \( (t_6 - t_5) = \frac{1}{\omega} \sin^{-1}x' \), which is also the lower limit of \( DT_N \). Hence, at \( \theta = 0 \) and \( \frac{\pi}{3} \), \( (t_Z - t_5) = (t_6 - t_5) + (t_Z - t_5)_{min} = \frac{1}{\omega} \sin^{-1}x' + \frac{1}{\omega} \sqrt{1 - x'^2} \). Combining (6), the limits on \( DT_N \) is expressed as (8) and is shown in Fig. 16.
Fig. 18: (a) UPF operation- [CH1] $v_{AN}$ (100V/div.), [CH2]-[CH4]: line currents (20A/div.). (b) [CH1]-[CH4]: $i_a, i_p, i_q$ (20A/div.), DSC pole currents $i_{AN}$ (50A/div.). (c) Line switching of NPC leg- [CH1] $i_a$ (20A/div.), [CH2]-[CH4]: Gate-emitter voltages of $Q_{ap}, Q_{ao}, Q_{aq}$ (25V/div.). (d) Unbalance operation- [CH1]-[CH3]: $i_a, i_b, i_c$ (5A/div.).

16a. $DT_{A,N}$ is device technology imposed minimum required dead time. When $x' << 1$, $DT_{N} \leq \frac{1}{\omega_r} = \frac{0.75I_{pk}L_{sh}}{nV_{dc}}$.

Similarly, the lower limit of the dead times of leg $A-B$, $(DT_{A,B} \geq \frac{2nC_{V_{dc}}}{I_{pk}})$ is given in (8) and is shown in Fig. 16b. $DT_{A,B}$ is the minimum dead time requirement imposed by the device technology.

$$\sin^{-1} x' \leq \omega_r DT_{N} \leq \sin^{-1} x' + \frac{\sqrt{1-x'^2}}{x'}$$

$$\omega_r (DT_{A,B}) \geq 3x'$$

In this section, the soft-switching conditions of the DSC are derived for UPF operation of the converter. At UPF, soft-switching can be achieved for all the switches of the DSC over the complete line cycle. Similar conditions can be derived for other power factor operation. It can be shown that at $\pm 30^\circ$ PF operation, soft turn ON of $S_1 - S_2$ can be achieved over the complete line cycle whereas $S_{A1} - S_{B2}$ are hard-switched in some small durations of the line cycle.

The above discussion shows the switching process of the converter in one half of the switching cycle $T_s$ in sector 1. In next half of the switching cycle, similar switching sequences are followed with other symmetrical switches. In other sectors, though the switching states of the NPC inverter will change, still the NPC inverter can be modelled as two current sources $I_p$ and $I_q$ connected across the rectifier outputs. So, similar circuit dynamics as discussed above, will be observed throughout the line cycle.

V. EXPERIMENTAL RESULTS

A. Setup and operating condition

<table>
<thead>
<tr>
<th>TABLE I: Operating condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output power ($P$)</td>
</tr>
<tr>
<td>DC input ($V_{dc}$)</td>
</tr>
<tr>
<td>HFT turns ratio ($n$)</td>
</tr>
<tr>
<td>L-L peak voltage ($V_{pk}$)</td>
</tr>
<tr>
<td>Switching frequency ($f_s$)</td>
</tr>
<tr>
<td>Line frequency ($f_o$)</td>
</tr>
</tbody>
</table>

The operation of the converter discussed so far is experimentally verified in a 2kW hardware prototype. The experimental hardware is shown in Fig. 17. Table I presents the operating condition. The active switches in DSC are implemented with 1200V, 75 A SEMIKRON IGBT modules and are switched at 20kHz. IXYS 1200V, 75A diode modules
respectively. The Phase angles between currents (switched at twice of the line frequency. This result verifies the AC (Q) what is analytically predicted in Fig. 5.} 

2.5 mH inductance is used as line filter (H and 5.3 \( \mu \)H respectively. Additional series inductance of 36 \( \mu \)H is connected in series with each primary winding to achieve soft-switching of the DSC and hence \( L_{pk} \approx 42 \mu \)H. 2.5 mH inductance is used as line filter (\( L_f \)) at the converter output. Xilinx Zynq-7010 based control platform is used to implement the modulation strategy.

### B. Verification of modulation strategy

The converter is connected to a balanced 3\( \phi \) voltage source \( v_{a,b,c} \) with line-time peak (\( \sqrt{3} V_{pk} \)) 270V. The input DC supply is 230 V. Fig. 18a presents the UPF operation of the converter with an output power (P) of 2.15 kW. The phase voltage \( v_{a,n} \) and line current \( i_n \) are in same phase as seen in Fig. 18a. The peak of the line current \( I_{pk} = \frac{2 P}{3 V_{pk}} = 9.1 \text{ A} \).

3\( \phi \) balanced line currents \( i_{a,b,c} \) are shown in Fig. 18a.

The rectifier output currents \( i_p, i_q \) and DSC pole currents \( i_A \) and \( i_N \) are shown in Fig. 18b over a line cycle. \( i_p \) and \( i_q \) have the peak of 9.1 A (\( i_{pk} \)) and the experimental waveforms are matched as shown in Fig. 5. The envelope of \( i_A \) and \( i_N \) have peak values of \( \sqrt{3} I_{pk} = 21 \text{ A} \) and \( 3 I_{pk} = 18.2 \text{ A} \) respectively. Experimentally obtained envelops of \( i_A \) and \( i_N \) are similar to what is analytically predicted in Fig. 5.

Fig. 18c presents the line current \( i_n \) and gate emitter voltages of \( Q_{ap}, Q_{ao} \) and \( Q_{aq} \) of the NPC inverter. \( Q_{ap} \) and \( Q_{aq} \) are switched at line frequency (50 Hz) whereas \( Q_{ao} \) are switched at twice of the line frequency. This result verifies the low frequency switching strategy of NPC inverter.

Experimental result of the converter supporting unbalanced load is shown in Fig. 18d. The three phase unbalanced line currents (\( i_a - i_c \)) have peak values of 6.36A, 3.68A and 6.12A respectively. The Phase angles between \( i_{a,b} \), \( i_{b,c} \) and \( i_{c,a} \) are 116\( ^\circ \), 102\( ^\circ \) and 142\( ^\circ \) respectively.

Fig. 19a shows the pulse width modulated high frequency AC (\( v_{NA} \)) applied across \( T_{r1} \) primary. The voltage levels of \( v_{NA} \) are \( \pm 230 \text{ V} \) and 0. The rectifier output voltages \( v_{po} \) and \( v_{eq} \) are shown in [CH2] and [CH3] respectively. The pulsating \( v_{po} \) and \( v_{eq} \) have voltage levels \( \frac{V_{dc}}{n} = 307 \text{ V} \) and 0. Thus Fig. 19a verifies pulsating intermediate DC link without any capacitor. In [CH4], the NPC inverter pole voltage \( v_{ab} \) is shown. \( v_{ab} \) has steady state voltage levels- \( \pm 307 \text{ V} \) \( (V_{dc}/n) \), \( \pm 614 \text{ V} \) \( (2V_{dc}/n) \) and 0.

The primary voltages \( (v_{NA,NB}) \) and currents \( (i_{A,B}) \) of \( T_{r1} \) and \( T_{r2} \) are shown in Fig. 19b. This result verifies the transformer voltage and current waveforms presented in Fig. 7. Transformer flux balance is achieved over one switching cycle. From the figure, across the primary windings, \( 0 \) to \( \pm V_{dc} \) transitions happen simultaneously in both the transformers. At these instants, \( S_1 - S_2 \) are switched and \( i_{A,B} \) change directions. But \( \pm V_{dc} \) to 0 transitions are not synchronised.

Fig. 19e shows the pulse width modulated high frequency AC voltage, \( v_{AB} \). The voltage levels of \( v_{AB} \) are \( \pm 230 \text{ V} \) and 0. The secondary DC link voltage \( v_{pq} \) is shown in [CH2]. The pulsating \( v_{pq} \) has voltage levels \( \frac{2V_{dc}}{n} = 614 \text{ V} \) \( \frac{V_{dc}}{n} = 307 \text{ V} \) and 0 V. The rectifier output voltages \( v_{po} \) and \( v_{eq} \) are shown in [CH3] and [CH4] respectively.

Fig. 19d shows the pulse width modulated pole voltage, \( v_{ab} \). \( v_{ab} \) has steady state voltage levels- \( \pm 307 \text{ V} \) \( (V_{dc}/n) \), \( \pm 614 \text{ V} \) \( (2V_{dc}/n) \) and 0. \( v_{pq} \), \( v_{po} \) and \( v_{eq} \) are shown in [CH2]-[CH4] respectively.

Fig. 20a shows the lagging power factor operation of the proposed converter. From the figure, \( i_n \) lags \( v_{a,n} \) by 26.7\( ^\circ \). The converter is supplying \( \cos 26.7\text{ }^\circ = 0.89 \) lagging power factor load. This figure also shows rectifier output currents \( i_p \) and \( i_q \) and they are positive over the line cycle. The converter operation supplying 0.896 power factor leading load is shown Fig. 20b. The line current \( i_n \) leads the output voltage by 26.4\( ^\circ \). The rectifier output currents \( i_p \) and \( i_q \) are shown in Fig. 20b.

### C. Verification of soft-switching of the DSC legs

In the following discussion turn ON transitions of \( S_1, S_{A2} \) and \( S_{B2} \) and turn OFF of \( S_2, S_{A1} \) and \( S_{B1} \) are described.

Fig. 21a shows the switching transition of leg \( S_1 - S_2 \). \( S_2 \) was ON and conducting pole current \( i_N \). \( S_1 \) was blocking \( v_{CE,S_1} = V_{dc} \). At \( t_5 \), the gating pulse of \( S_2 \) is withdrawn. After sometime at \( t_5 \), voltages across \( S_1 - S_2 \) start changing. Slow change in voltage across \( S_2 \) due to device capacitance helps to reduce turn OFF loss of \( S_2 \). During this time \( i_N \) changes as per (4) in Mode VI of section IV. At \( t_6 \), \( v_{CE,S_1} = 0 \) and after that \( i_N \) changes linearly as per (7) in Mode VIII of section IV. At \( t_7 \), gating pulse of \( S_1, v_{CE,S_1} \) is applied (before \( i_N \) changes its direction). As \( v_{CE,S_1} = 0 \), zero voltage turn
ON (ZVS) of S₁ is ensured. At t₂, iₙ becomes zero and changes its direction.

Switching transition of Sₐ₁−S₂ is shown in Fig. 21b. Before t₃, Sₐ₁ was conducting iₐ and S₂ was blocking Vdc. At t₃, gating pulse of Sₐ₁ is removed. After sometime at t₃, voltages across Sₐ₁−S₂ begin to change. Voltage across Sₐ₁, vCE,Sₐ₁, slowly builds up to Vdc and the voltage across S₂ becomes zero at t₄. Slow change in voltage across Sₐ₁ due to device capacitance helps to reduce turn OFF loss of Sₐ₁. As iₐ does not change its direction, the anti-parallel diode of S₂ is in conduction after t₄. At t₄, gating pulse of S₂, vCE,S₂ is applied when vCE,S₂ = 0 and thus ZVS turn on is achieved. This transition verifies the operation in Mode IV of section IV.

Switching transition of Sₐ₁−Sₐ₂ is presented in Fig. 21c. The switching process is similar to the transition of Sₐ₁−S₂. The switching process verifies the converter operation in Mode II and III of section IV. Due to device capacitance, slow rise in voltage across Sₐ₁ helps to reduce turn OFF loss of Sₐ₁. From Fig. 21c, it is clearly seen that the gating signal of Sₐ₂ is applied when the voltage across Sₐ₂, vCE,Sₐ₂ is zero and thus ensuring ZVS turn ON of Sₐ₂.

VI. POWER LOSS AND EFFICIENCY

The converter power loss is analytically estimated assuming ripple free line currents. In the analysis only conduction loss is considered as the proposed topology is soft-switched. Power loss is also obtained experimentally.

A. Analytical loss estimation

The conduction loss in switch S₁ and Sₐ₁ are given in (9). Due to operation symmetry, leg A and B switches have same loss. The conduction loss in anti-parallel diode of Sₐ₁ is given in (9). VCE, VD and RCE, Rp are the constant voltage drop and on state resistance of the IGBT switches and diodes respectively.

\[
P_{C_{S₁}} = \frac{0.83V_{CE,S₁}I_{pk}}{n} + 1.37 \frac{R_{CE,S₁}I_{pk}^2}{n^2}
\]

\[
P_{C_{Sₐ₁}} = \frac{MV_{CE,Sₐ₁}I_{pk}}{4n} + 5\sqrt{3}M \frac{\pi}{12n^2} \frac{R_{CE,Sₐ₁}I_{pk}^2}{n^2}
\]

\[
P_{C_{Dₐ₁}} = (0.41 - 0.254A) \frac{V_{D,Sₐ₁}I_{pk}}{n} + (0.353 - 0.23M) \frac{R_{Dₐ₁}I_{pk}^2}{n^2}
\]

The conduction loss in ASC diode D₁, NPC inverter switch Qap and Qao are given in (10).

\[
P_{C_{D₁}} = 0.41V_{D,I}I_{pk} + 0.36R_{D₁}I_{pk}^2
\]

\[
P_{C_{Qap}} = 0.276V_{CE,ap}I_{pk} + 0.235R_{CE,ap}I_{pk}^2
\]

\[
P_{C_{Qao}} = 0.04V_{CE,ao}I_{pk} + 0.014R_{CE,ao}I_{pk}^2
\]

The conduction loss of HFT is given as Iₘ²Rₘ (Rₚ + n²Rₛ). Where Iₘ = 0.84Iₚ is the RMS current of the primary winding. Rₚ and Rₛ are primary and secondary winding resistance. At the switching frequency the HFT core loss is negligible.

Fig. 22: (a) Efficiency of the proposed 3φ HFT inverter, (b) Power loss at different stages of 3φ HFT inverter, (c) Power loss break down and (d) Percentage loss distribution at 1.76kW output power.

B. Experimentally measured power loss

The converter is operated with input 230V DC for a variation of output load 0.57kW to 2.42kW. The power loss is measured at different stages of the converter. Fig. 22a shows the measured efficiency of the converter. The prototype has maximum efficiency 86.52 % at 1.76kW output power. The experimentally obtained power losses in different stages of the converter are shown in Fig. 22b. The experimental and analytical loss distribution of the converter at 1.76kW output power is shown in Fig. 22c. As seen from the figure, the analytically estimated power losses at the different stages of the converter are closely matched with the experimentally obtained losses. A pie chart showing the share of loss in different stages at 1.76kW output power is shown in Fig. 22d.

TABLE II: Topology Comparison

<table>
<thead>
<tr>
<th>Active switch count</th>
<th>Proposed topology</th>
<th>[17]</th>
<th>[20]</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of diodes</td>
<td>10</td>
<td>14</td>
<td>10</td>
</tr>
<tr>
<td>Load support (PF)</td>
<td>±0.866</td>
<td>±0.866</td>
<td>UPT</td>
</tr>
<tr>
<td>DSC</td>
<td>ZVS</td>
<td>ZVS</td>
<td>ZVS</td>
</tr>
<tr>
<td>ASC</td>
<td>LF switched</td>
<td>Partially HF switched</td>
<td>HFT switched</td>
</tr>
<tr>
<td>Intermediate DC link Filter</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>

TABLE III: Devices used in experiment and optimal design

<table>
<thead>
<tr>
<th>DSC</th>
<th>Used</th>
<th>VCE/G/VD</th>
<th>RCE/G/HD</th>
</tr>
</thead>
<tbody>
<tr>
<td>SKM75GB123D (1200V, 75A)</td>
<td>1.8V</td>
<td>38 mΩ</td>
<td></td>
</tr>
<tr>
<td>Opptimal Design</td>
<td>(300V, 38A)</td>
<td>-</td>
<td>56mΩ</td>
</tr>
<tr>
<td>MEE-75-12 DA (1200V, 75A)</td>
<td>1.5V</td>
<td>3.65mΩ</td>
<td></td>
</tr>
<tr>
<td>Optimal Design</td>
<td>(400V, 20A)</td>
<td>0.77V</td>
<td>19.8mΩ</td>
</tr>
<tr>
<td>IKP28N65ES5 (650V, 28A)</td>
<td>2.05V</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Optimal Design</td>
<td>(1400V, 20A)</td>
<td>1.06V</td>
<td>14mΩ</td>
</tr>
</tbody>
</table>

The experimental prototype is not optimally designed for...
2.3kW power level and hence has the relatively low peak efficiency of 86.52%. We have optimally designed the converter at 2.15kW with the devices listed in Table III. The design has an analytically estimated efficiency of 94.7%. The method of analytical estimation is already verified with the existing hardware. As the chosen devices in the optimal design has better conduction loss parameters as shown in Table III and as the loss is primarily due to conduction, the optimal design has better efficiency.

VII. TOPOLOGY COMPARISON

The proposed topology is compared with the single stage topologies presented in [17], [20] and a conventional multi-stage topology (PSFB followed by a 3φ VSI). Key features are summarised in Table II. The multi-stage topology uses minimum number of semiconductors. But it requires intermediate DC filter capacitor which reduces reliability and the 3φ VSI is hard switched impacting efficiency. [17] can support reactive power flow upto ±0.866 PF at the AC port but the converter is hard-switched. In [20], the DSC is partially soft-switched and ASC is line frequency switched but the converter can supply load only at UPF. Though the proposed topology uses higher number of low frequency switched active devices, the converter support reactive power upto ±0.866 PF and the power loss of the converter is independent of switching frequency, which helps to increase the converter switching frequency and hence reduces the size of the magnets.

VIII. CONCLUSION

This paper presents a novel PWM high frequency link three-phase DC-AC converter for grid integration of photovoltaic and fuel cell energy sources. The converter also supports upto 30° leading and lagging power factor standalone load. The converter has following features. The active switches of DC side converter are zero voltage switched over complete line cycle. Intermediate DC link is pulsating and the use of bulky DC link filter capacitor is avoided. The AC side NPC three level inverter is switched at low frequency and thus incurring negligible switching loss. The high frequency galvanic isolation provides compact, high-power density converter solution. The converter operation is analysed and switching process is described. The analysis determines proper dead time selection for switching of the DC side converter to ensure soft-switching. The converter can supply a single phase load connected between any two poles. Converter operation is validated on a 2kW hardware prototype. Experimental results verifying the steady state operation of the converter at UPF and 0.89 lagging power factor are presented. ZVS switching of DC side converter is experimentally validated.

APPENDIX

ESTIMATION OF CONDUCTION LOSS IN S1

The conduction loss of switch S1 is expressed as

\[ P_{C\text{-}S1} = V_{CE\text{-}S1}I_{S1\text{-}avg} + R_{CE\text{-}S1}I_{S1\text{-}rms}^2. \]

Where \( I_{S1\text{-}avg} \) and \( I_{S1\text{-}rms} \) are the average and RMS current through \( S1 \) respectively. The current through \( S1 \), \( i_{S1} \), is a switching frequency current with magnitude \( (I_{S1}) \) varying sinusoidally over line cycle. \( I_{S1} \) has similar wave shape as \((i_P + i_Q)\), shown in Fig. 5. \( I_{S1} \) has a periodicity over \( \pi \) and it is defined as

\[ I_{S1} = \frac{\sqrt{3}I_{pk}}{n} \cos \left( \frac{\pi}{3} - \theta \right) \]

over \( 0 < \theta < \frac{\pi}{3} \). In a switching cycle (\( T_s \)), \( S1 \) conducts half of \( T_s \). The RMS current, average current and the conduction loss \( P_{C\text{-}S1} \) of \( S1 \) are given in (11).

\[ I_{S1\text{-}rms} = \frac{3}{2\pi} \int_0^{\pi/6} \sqrt{3}I_{pk} \cos^2 \left( \frac{\pi}{6} - \theta \right) d\theta = 1.37 \frac{I_{pk}^2}{n^2} \]

\[ I_{S1\text{-avg}} = \frac{3}{2\pi} \int_0^{\pi/6} \sqrt{3}I_{pk} \cos \left( \frac{\pi}{6} - \theta \right) d\theta = 0.83 \frac{I_{pk}}{n} \]

\[ P_{C\text{-}S1} = \frac{0.83V_{CE\text{-}S1}I_{pk}}{n} + 1.37 \frac{R_{CE\text{-}S1}I_{pk}^2}{n^2} \]

Following similar process, the losses in other switches and diodes are obtained.

REFERENCES


Anirban Pal (S’17) received the B.E. and M.E. degrees from the Indian Institute of Engineering Science and Technology, Shibpore, India in 2010 and the Indian Institute of Science, Bangalore, India in 2015, both in electrical engineering. He is currently pursuing the Ph.D. degree at the Indian Institute of Science, Bangalore, India. From 2010 to 2013, he worked as an Assistant Manager in National Thermal Power Corporation Limited. His research interests include high-frequency-link inverters, dual active bridge converters, resonant converters, soft-switching techniques, design of high-frequency magnetics.

Kaushik Basu (S’07, M’13, SM’17) received the BE. degree from the Bengal Engineering and Science University, Shibpore, India, in 2003, the M.S. degree in electrical engineering from the Indian Institute of Science, Bangalore, India, in 2005, and the Ph.D. degree in electrical engineering from the University of Minnesota, Minneapolis, in 2012, respectively. He was a Design Engineer with Cold Watt India in 2006 and an Electronics and Control Engineer with Dynapower Corporation USA from 2013-15. Currently he is an Assistant Professor, in the Department of Electrical Engineering in Indian Institute of Science. He has been an author and coauthor of several technical papers published in peer reviewed journals and conferences. His research interests include various aspects of the general area of Power Electronics. He is the founding chair of both IEEE PELS and IES Bangalore Chapter.